**Shireen Ayub Sanadi**

A/p: Chatribag Road, Jath, Tal: Jath, Dist: Sangli-416416

Mob. No. +91-9309874490, E-mail- shireensanadi@gmail.com

**CARRIER OBJECTIVE**

To work in a position where I can use my potential knowledge gained in every possible way and technical skills for the development and welfare of organization. To evolve into hardworking and sincere profession, contributing to the success of your organization and the same time enhance my knowledge and develop my communication and interpersonal skills.

**EDUCATION**

**Rajarambapu Institute Of Technology, Sangli, Shivaji University**

Bachelor of Technology in Electronics and Telecommunication Engineering, CPI 7.08  **2018**

**Jathhighschool and Jr. college of Arts and Science, Jath, Maharashtra State Board**

HSC 58.92% **2014**

**JathHighschool, Jath,Maharashtra State Board**

SSC 72 % **2012**

**TECHNICAL SKILLS**

**Software and Hardware Skills** :

Code Composer Studio, Eclipse,Code Blocks, Visual studio code,Microwind, QuartusModelsimaltera, altera FPGA cyclone II, tanner EDA, Xilinx Zync boards , Vivado, ISE, Proteus& TINA, C/ C++,JAVA, Verilog HDL ,VHDL, System verilog, Embedded C, C,Matlab R2010a, Basic PLC Programming

Computer application: MS office

**Technical courses:**

Electronic devices and circuits, analog electronics, digital system design, VLSI system design, embedded system design, microprocessor and microcontroller 8085/8051, power electronics, control system.

**PROJECT EXPERIENCE**

**Image processing in VLSI 2018**

* Formulated an algorithm for haar wavelet transform.
* Developed a matlab code of transformation and inverse transformation of the original image and watermarked image.
* Developed a verilog HDL code for adding watermark to image and using UART communication protocol the transmission and reception of image is done on FPGA

**Cordic Processor 2017**

* Formulated the algorithm to develop methods to evaluate trigonometric function.
* Developed a VHDL code to evaluate trigonometric function.
* Programmed the Altera FPGA Cyclone II Board with developed VHDL code.

**Automatic Irrigation System 2016**

* Studied about basics of analog circuits.
* Implemented a circuit in which it will detect the moisture level of soil and accordingly it irrigates the water.

**Automatic washroom light switching 2015**

* Studied about electronics components and their applications.
* Designed the circuit to switch the washroom light automatically based on closing and opening the door of washroom.
* Built the circuit using 4017 IC of 16-pins with power supply of 9v and relay to switch on and off the light.

**TECHNICAL EXPERIENCE**

**Training at Sandeepani School of VLSI, Bangalore India 2016**

* Acquired training and procured knowledge in digital design, VHDL, ASIC and FPGA, RTL flow, synthesis, low power design techniques, gate level design/verification methods, static timing analysis and simulation.
* Implemented digital design projects like half/full adder ALU 4- bit, Multiplexer/Demultiplexer, Counter, Encoder FIFO, Booth multiplier with the help of VHDL code.
* Learned about FPGA and programmed the Xilinx FPGA board.

**ACHIEVEMENTS AND CO-CURRICULARACTIVITIES**

* Won **2nd Prize** in CAD-Master Event held by Trailblazer in Rajarambapu Institute of Technology, Islampur. **2018**
* Participated in Elect overt of Quantum in Rajarambapu Institute of Technology, Islampur. **2016**
* Participated in Project Expo. Event held by Techno Bharti in Bharti Vidyapeeth’s college of engineering, Kolhapur.  **2018**
* Participated in Project Master of Quantum in Rajarambapu Institute of Technology, Islampur. **2018**
* Attended workshop of **Mobile Making** at Rajarambapu Institute Of Technology, Islampur. **2016**